ADE7166 datasheet(129/144 Pages) AD

129 / 144 page

ADE7566/ADE7569/ADE7166/ADE7169

Rev. A | Page 129 of 144

Table 140. SPI Configuration SFR 1 (SPIMOD1, 0xE8)

Bit

Address

Mnemonic

Default

Description

7 to 6

0xEF to

0xEE

Reserved

Reserved.

0xED

INTMOD

SPI Interrupt Mode.

INTMOD

Result

SPI interrupt is set when SPI Rx buffer is full.

SPI interrupt is set when SPI Tx buffer is empty.

0xEC

AUTO_SS

Master Mode, SS Output Control (see Figure 108).

AUTO_SS

Result

The SS pin is held low while this bit is cleared. This allows manual chip select

control using the SS pin.

Single Byte Read or Write. The SS pin goes low during a single byte

transmission and then returns high.

Continuous Transfer. The SS pin goes low during the duration of the multibyte

continuous transfer and then returns high.

0xEB

SS_EN

Slave Mode, SS Input Enable.

When this bit is set to Logic 1, the SS pin is defined as the slave select input pin for the SPI

slave interface.

0xEA

RxOFW

Receive Buffer Overflow Write Enable.

RxOFW

Result

If the SPI2CRx SFR has not been read when a new data byte is received,

the new byte is discarded.

If the SPI2CRx SFR has not been read when a new data byte is received,

the new byte overwrites the old data.

1 to 0

0xE9 to

0xE8

SPIR[1:0]

Master Mode, SPI SCLK Frequency.

SPIR[1:0]

Result

fCORE/8 = 512 kHz (if fCORE = 4.096 MHz)

fCORE/16 = 256 kHz (if fCORE = 4.096 MHz)

fCORE/32 = 128 kHz (if fCORE = 4.096 MHz)

fCORE/64 = 64 kHz (if fCORE = 4.096 MHz)

ADE7166 bảng dữ liệu(PDF) 129 Page - Analog Devices

ADE7166 bảng dữ liệu(HTML) 129 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL