PIC16F753 datasheet(166/230 Pages) MICROCHIP

166 / 230 page

PIC16F753/HV753

DS40001709C-page 166

 2013-2015 Microchip Technology Inc.

FIGURE 19-10:

WAKE-UP FROM SLEEP THROUGH INTERRUPT

19.8

Code Protection

the

code

protection

bit(s)

have

not

been

programmed, the on-chip program memory can be

read out using ICSP™ for verification purposes.

19.9

ID Locations

Four memory locations (2000h-2003h) are designated

as ID locations where the user can store checksum or

other code identification numbers. These locations are

not accessible during normal execution but are

readable and writable during Program/Verify mode.

Only the Least Significant seven bits of the ID locations

are reported when using MPLAB® IDE.

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4

CLKIN

CLKOUT

INT pin

INTF flag

(INTCON reg.)

GIE bit

(INTCON reg.)

Instruction Flow

Instruction

Fetched

Instruction

Executed

PC + 1

PC + 2

Inst(PC) = Sleep

Inst(PC – 1)

Inst(PC + 1)

Sleep

Processor in

Sleep

Interrupt Latency(3)

Inst(PC + 2)

Inst(PC + 1)

Inst(0004h)

Inst(0005h)

Inst(0004h)

Dummy Cycle

PC + 2

0004h

0005h

Dummy Cycle

TIOSCST

PC + 2

Note

HFINTOSC Oscillator mode assumed.

GIE = ‘1’ assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = ‘0’, execution will continue in-line.

Note:

The entire Flash program memory will be

erased when the code protection is turned

off. See the “PIC16F753/HV753 Flash

Memory

Programming

Specification”

(DS41686) for more information.

PIC16F753 bảng dữ liệu(PDF) 166 Page - Microchip Technology

PIC16F753 bảng dữ liệu(HTML) 166 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL