công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LSM6DSV80X bảng dữ liệu(PDF) 123 Page - STMicroelectronics

tên linh kiện LSM6DSV80X
Giải thích chi tiết về linh kiện  6-axis IMU (inertial measurement unit) with high-g accelerometer, embedded AI, and sensor fusion for wearables and sport trackers
PDF  181 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM6DSV80X bảng dữ liệu(HTML) 123 Page - STMicroelectronics

Back Button LSM6DSV80X Datasheet HTML 119Page - STMicroelectronics LSM6DSV80X Datasheet HTML 120Page - STMicroelectronics LSM6DSV80X Datasheet HTML 121Page - STMicroelectronics LSM6DSV80X Datasheet HTML 122Page - STMicroelectronics LSM6DSV80X Datasheet HTML 123Page - STMicroelectronics LSM6DSV80X Datasheet HTML 124Page - STMicroelectronics LSM6DSV80X Datasheet HTML 125Page - STMicroelectronics LSM6DSV80X Datasheet HTML 126Page - STMicroelectronics LSM6DSV80X Datasheet HTML 127Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 181 page
background image
11.43
SFLP_ODR (5Eh)
Sensor fusion low-power output data rate configuration register (R/W)
Table 287. SFLP_ODR register
0(1)
1(2)
SFLP_GAME
_ODR_2
SFLP_GAME
_ODR_1
SFLP_GAME
_ODR_0
0(1)
1(2)
1(2)
1. This bit must be set to 0 for the correct operation of the device.
2. This bit must be set to 1 for the correct operation of the device.
Table 288. SFLP_ODR register description
SFLP_GAME_ODR_[2:0]
ODR configuration of the SFLP game algorithm:
(000: 15 Hz;
001: 30 Hz;
010: 60 Hz;
011: 120 Hz (default);
100: 240 Hz;
101: 480 Hz)
11.44
FSM_ODR (5Fh)
Finite state machine output data rate configuration register (R/W)
Table 289. FSM_ODR register
0(1)
1(2)
FSM_ODR_2 FSM_ODR_1 FSM_ODR_0
0(1)
1(2)
1(2)
1. This bit must be set to 0 for the correct operation of the device.
2. This bit must be set to 1 for the correct operation of the device.
Table 290. FSM_ODR register description
FSM_ODR_[2:0]
Finite state machine ODR configuration:
(000: 15 Hz;
001: 30 Hz (default);
010: 60 Hz;
011: 120 Hz;
100: 240 Hz;
101: 480 Hz;
110: 960 Hz)
LSM6DSV80X
Embedded functions register description
DS14764 - Rev 1
page 123/181



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com