UPSD3422EB40U6T datasheet(101/293 Pages) STMICROELECTRONICS

101 / 293 page

uPSD34xx

Serial UART interfaces

101/293

SM2 has no effect in Mode 0, and in Mode 1, SM2 can be used to check the validity of the

stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless

a valid stop bit is received.

21.2

Serial port control registers

The SFR SCON0 controls UART0, and SCON1 controls UART1, shown in Table 47 and

Table 48. These registers contain not only the mode selection bits, but also the 9th data bit

for transmit and receive (bits TB8 and RB8), and the UART Interrupt flags, TI and RI.

Table 47.

SCON0: serial port UART0 control register (SFR 98h, reset value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SM0

SM1

SM2

REN

TB8

RB8

Bit

Symbol

R/W

Definition

SM0

R,W

Serial Mode Select, See Table 46 on page 100.

Important, notice bit order of SM0 and SM1.

[SM0:SM1] = 00b, Mode 0

[SM0:SM1] = 01b, Mode 1

[SM0:SM1] = 10b, Mode 2

[SM0:SM1] = 11b, Mode 3

6SM1

R,W

5SM2

R,W

Serial Multiprocessor Communication Enable.

Mode 0: SM2 has no effect but should remain 0.

Mode 1: If SM2 = 0 then stop bit ignored. SM2 =1 then RI

active if stop bit = 1.

Mode 2 and 3: Multiprocessor Comm Enable. If SM2=0, 9th

bit is ignored. If SM2=1, RI active when 9th bit = 1.

4REN

R,W

Receive Enable.

If REN=0, UART reception disabled. If REN=1, reception is

enabled

3TB8

R,W

TB8 is assigned to the 9th transmission bit in Mode 2 and 3.

Not used in Mode 0 and 1.

2RB8

R,W

Mode 0: RB8 is not used.

Mode 1: If SM2 = 0, the RB8 is the level of the received stop

bit.

Mode 2 and 3: RB8 is the 9th data bit that was received in

Mode 2 and 3.

1TI

R,W

Transmit Interrupt flag.

Causes interrupt at end of 8th bit time when transmitting in

Mode 0, or at beginning of stop bit transmission in other

modes. Must clear flag with firmware.

0RI

R,W

Receive Interrupt flag.

Causes interrupt at end of 8th bit time when receiving in Mode

0, or halfway through stop bit reception in other modes (see

SM2 for exception). Must clear this flag with firmware.

UPSD3422EB40U6T bảng dữ liệu(PDF) 101 Page - STMicroelectronics

UPSD3422EB40U6T bảng dữ liệu(HTML) 101 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL