| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST10F273 bảng dữ liệu(PDF) 155 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F273 bảng dữ liệu(HTML) 155 Page - STMicroelectronics |
|
155 / 179 page ![]() ST10F273 Electrical characteristics 155/179 24.8.14 Memory cycle variables The tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed. 24.8.15 External memory bus timing In next sections the external memory bus timings are reported. The given values are computed for a maximum CPU clock of 40 MHz. It is evident that when higher CPU clock frequency is used (up to 64 MHz), some numbers in the timing formulas become zero or negative, that in most of the cases is not acceptable or not meaningful at all. In these cases, it is necessary to relax the speed of the bus setting properly tA, tC and tF. Note: All external memory bus timings and SSC timings reported in the following tables are granted by design characterization and not fully tested in production. Description Symbol Values ALE extension tA TCL x [ALECTL] Memory cycle time wait states tC 2TCL x (15 - [MCTC]) Memory tri-state time tF 2TCL x (1 - [MTTC]) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |