H838024 datasheet(101/697 Pages) RENESAS

101 / 697 page

Section 2 CPU

Rev. 7.00 Mar 10, 2005 page 59 of 652

REJ09B0042-0700

Reset state

Program halt state

Exception-handling state

Program execution state

Reset cleared

SLEEP instruction executed

Reset

occurs

Interrupt

source

occurs

Reset

occurs

Interrupt

source

occurs

Exception-

handling

complete

Reset occurs

Figure 2.15 State Transitions

2.7.2

Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) and one

subactive mode. Operation is synchronized with the system clock in active mode (high speed and

medium speed), and with the subclock in subactive mode. See section 5, Power-Down Modes for

details on these modes.

2.7.3

Program Halt State

In the program halt state there are five modes: two sleep modes (high speed and medium speed),

standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes for details on

these modes.

2.7.4

Exception-Handling State

The exception-handling state is a transient state occurring when exception handling is started by a

reset or interrupt and the CPU changes its normal processing flow. In exception handling caused

by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack.

For details on interrupt handling, see section 3.3, Interrupts.

H838024 bảng dữ liệu(PDF) 101 Page - Renesas Technology Corp

H838024 bảng dữ liệu(HTML) 101 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL