công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ST10F276 bảng dữ liệu(PDF) 218 Page - STMicroelectronics

tên linh kiện ST10F276
Giải thích chi tiết về linh kiện  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276 bảng dữ liệu(HTML) 218 Page - STMicroelectronics

Back Button ST10F276 Datasheet HTML 214Page - STMicroelectronics ST10F276 Datasheet HTML 215Page - STMicroelectronics ST10F276 Datasheet HTML 216Page - STMicroelectronics ST10F276 Datasheet HTML 217Page - STMicroelectronics ST10F276 Datasheet HTML 218Page - STMicroelectronics ST10F276 Datasheet HTML 219Page - STMicroelectronics ST10F276 Datasheet HTML 220Page - STMicroelectronics ST10F276 Datasheet HTML 221Page - STMicroelectronics ST10F276 Datasheet HTML 222Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 229 page
background image
Electrical characteristics
ST10F276
218/229
23.8.20
CLKOUT and READY
VDD = 5V ±10%, VSS = 0V, TA = -40 to + 125°C, CL = 50pF
Table 106.
CLKOUT and READY
Symbol
Parameter
FCPU = 40 MHz
TCL = 12.5ns
Variable CPU clock
1/2 TCL = 1 to 64 MHz
Min.
Max.
Min.
Max.
t29 CC
CLKOUT cycle time
25
25
2TCL
2TCL
ns
t30 CC
CLKOUT high time
9
–
TCL – 3.5
–
t31 CC
CLKOUT low time
10
TCL – 2.5
t32 CC
CLKOUT rise time
–4
–
4
t33 CC
CLKOUT fall time
t34 CC
CLKOUT rising edge to
ALE falling edge
– 2 + tA
8 + tA
– 2 + tA
8 + tA
t35 SR
Synchronous READY
setup time to CLKOUT
17
–
17
–
t36 SR
Synchronous READY
hold time after CLKOUT
22
t37 SR
Asynchronous READY
low time
35
2TCL + 10
t58 SR
Asynchronous READY
setup time (1)
1.
These timings are given for characterization purposes only, in order to assure recognition at a specific
clock edge.
17
17
t59 SR
Asynchronous READY
hold time(1)
22
t60 SR
Async. READY hold time
after RD, WR high
(Demultiplexed
Bus)(2)
2.
Demultiplexed bus is the worst case. For multiplexed bus 2TCLs must be added to the maximum values.
This adds even more time for deactivating READY. 2tA and tC refer to the next following bus cycle and tF
refers to the current bus cycle.
02tA + tC + tF
02tA + tC + tF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com