ST92F124 datasheet(261/429 Pages) STMICROELECTRONICS

261 / 429 page

261/429

SERIAL PERIPHERAL INTERFACE (SPI)

SERIAL PERIPHERAL INTERFACE (Cont’d)

STATUS REGISTER (SPSR)

R242 - Read Only

Reset Value: 0000 0000 (00h)

Bit 7 = SPIF Serial Peripheral data transfer flag.

This bit is set by hardware when a transfer has

been completed. An interrupt is generated if

SPIE=1 in the SPCR register. It is cleared by a soft-

ware sequence (an access to the SPSR register

followed by a read or write to the SPDR register).

0: Data transfer is in progress or has been ap-

proved by a clearing sequence.

1: Data transfer between the device and an exter-

nal device has been completed.

Note: While the SPIF bit is set, all writes to the

SPDR register are inhibited.

Bit 6 = WCOL Write Collision status.

This bit is set by hardware when a write to the

SPDR register is done during a transmit se-

quence. It is cleared by a software sequence (see

Figure 124).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = Unused.

Bit 4 = MODF Mode Fault flag.

This bit is set by hardware when the SS pin is

pulled low in master mode (see Section 10.7.4.5

Master Mode Fault). An SPI interrupt can be gen-

erated if SPIE=1 in the SPCR register. This bit is

cleared by a software sequence (An access to the

SPSR register while MODF=1 followed by a write

to the SPCR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bits 3:0 = Unused.

PRESCALER REGISTER (SPPR)

R243 - Read/Write

Reset Value: 0000 0000 (00h)

Bits 7:5 = Reserved, forced by hardware to 0.

Bit 4 = DIV2 Divider enable.

This bit is set and cleared by software.

0: Divider by 2 enabled.

1: Divider by 2 disabled.

Bit 3 = Reserved. forced by hardware to 0.

Bits 2:0 = PRS[2:0] Prescaler Value.

These bits are set and cleared by software. The

baud rate generator is driven by

INTCLK/(n1*n2*n3) where n1= PRS[2:0]+1, n2 is

the value defined by the SPR[1:0] bits (refer to Ta-

ble 49 and Table 50), n3 = 1 if DIV2=1 and n3= 2 if

DIV2=0. Refer to Figure 121.

These bits have no effect in slave mode.

Table 50. Prescaler Baud Rate

SPIF

WCOL

MODF

DIV2

PRS2

PRS1

PRS0

Prescaler

Division Factor

PRS2

PRS1

PRS0

1 (no division)

...

ST92F124 bảng dữ liệu(PDF) 261 Page - STMicroelectronics

ST92F124 bảng dữ liệu(HTML) 261 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL