S71GS256 datasheet(103/195 Pages) SPANSION

103 / 195 page

October 4, 2004 cellRAM_00_A0

CellularRAM Type 2

103

Ad vance

Info rmat i o n

CellularRAM Type 2

128/64/32 Megabit

Burst CellularRAM

Features

Single device supports asynchronous, page, and burst operations

VCC Voltages

— 1.70V–1.95V VCC

Random Access Time: 70ns

Burst Mode Write Access

—Continuous burst

Burst Mode Read Access

— 4, 8, or 16 words, or continuous burst

Page Mode Read Access

— Sixteen-word page size

— Interpage read access: 70ns

— Intrapage read access: 20ns

Low Power Consumption

— Asynchronous READ < 25mA

— Intrapage READ < 15mA

— Initial access, burst READ < 35mA

— Continuous burst READ < 11mA

— Standby: 180µA

— Deep power-down < 10µA

Low-Power Features

— Temperature Compensated Refresh (TCR) On-chip sensor control

— Partial Array Refresh (PAR)

— Deep Power-Down (DPD) Mode

General Description

CellularRAM™ products are high-speed, CMOS dynamic random access memories

developed for low-power, portable applications. These devices include an industry

standard burst mode Flash interface that dramatically increases read/write band-

width compared with other low-power SRAM or Pseudo SRAM offerings.

To operate smoothly on a burst Flash bus, CellularRAM products incorporate a

transparent self-refresh mechanism. The hidden refresh requires no additional

support from the system memory controller and has no significant impact on de-

vice read/write performance.

Two user-accessible control registers define device operation. The bus configura-

tion register (BCR) defines how the CellularRAM device interacts with the system

memory bus and is nearly identical to its counterpart on burst mode Flash de-

vices. The refresh configuration register (RCR) is used to control how refresh is

performed on the DRAM array. These registers are automatically loaded with de-

fault settings during power-up and can be updated anytime during normal

operation.

Special attention has been focused on standby current consumption during self

refresh. CellularRAM products include three mechanisms to minimize standby

current. Partial array refresh (PAR) enables the system to limit refresh to only

S71GS256 bảng dữ liệu(PDF) 103 Page - SPANSION

S71GS256 bảng dữ liệu(HTML) 103 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL