| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
UPSD325X bảng dữ liệu(PDF) 141 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD325X bảng dữ liệu(HTML) 141 Page - STMicroelectronics |
|
141 / 176 page ![]() 141/176 µPSD325X DEVICES Table 105. Status During Power-on RESET, Warm RESET and Power-down Mode Note: 1. The SR_cod and PeriphMode Bits in the VM Register are always cleared to ’0’ on Power-on RESET or Warm RESET. Port Configuration Power-On RESET Warm RESET Power-down Mode MCU I/O Input mode Input mode Unchanged PLD Output Valid after internal PSD configuration bits are loaded Valid Depends on inputs to PLD (addresses are blocked in PD Mode) Address Out Tri-stated Tri-stated Not defined Peripheral I/O Tri-stated Tri-stated Tri-stated Register Power-On RESET Warm RESET Power-down Mode PMMR0 and PMMR2 Cleared to ’0’ Unchanged Unchanged Macrocells flip-flop status Cleared to ’0’ by internal Power-on RESET Depends on .re and .pr equations Depends on .re and .pr equations VM Register1 Initialized, based on the selection in PSDsoft Configuration menu Initialized, based on the selection in PSDsoft Configuration menu Unchanged All other registers Cleared to ’0’ Cleared to ’0’ Unchanged |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |