UPSD325X datasheet(110/176 Pages) STMICROELECTRONICS

110 / 176 page

µPSD325X DEVICES

110/176

Power-down Instruction and Power-up Mode

Power-up Mode. The PSD MODULE internal

logic is reset upon Power-up to the READ Mode.

Sector

Select

(FS0-FS7

and

CSBOOT0-

CSBOOT3) must be held Low, and WRITE Strobe

(WR, CNTL0) High, during Power-up for maximum

security of the data contents and to remove the

possibility of a byte being written on the first edge

of WRITE Strobe (WR, CNTL0). Any WRITE cycle

initiation is locked when VCC is below VLKO.

READ

Under typical conditions, the MCU may read the

primary Flash memory or the secondary Flash

memory using READ operations just as it would a

ROM or RAM device. Alternately, the MCU may

use READ operations to obtain status information

about a Program or Erase cycle that is currently in

progress. Lastly, the MCU may use instructions to

read special data from these memory blocks. The

following sections describe these READ functions.

READ Memory Contents. Primary Flash memo-

ry and secondary Flash memory are placed in the

READ Mode after Power-up, chip reset, or a

Reset Flash instruction (see Table 85, page 109).

The MCU can read the memory contents of the pri-

mary Flash memory or the secondary Flash mem-

ory by using READ operations any time the READ

operation is not part of an instruction.

READ Primary Flash Identifier. The

primary

Flash memory identifier (E7h) is read with an in-

struction composed of 4 operations: 3 specific

WRITE operations and a READ operation (see Ta-

ble 85). During the READ operation, Address Bits

A6, A1, and A0 must be ’0,’ ’0,’ and ’1,’ respective-

ly, and the appropriate Sector Select (FS0-FS7)

must be High.

READ Memory Sector Protection Status. The

primary Flash memory Sector Protection Status is

read with an instruction composed of 4 operations:

3 specific WRITE operations and a READ opera-

tion (see Table 85). During the READ operation,

address Bits A6, A1, and A0 must be ’0,’ ’1,’ and

’0,’ respectively, while Sector Select (FS0-FS7 or

CSBOOT0-CSBOOT3)

designates

the

Flash

memory sector whose protection has to be veri-

fied. The READ operation produces 01h if the

Flash memory sector is protected, or 00h if the

sector is not protected.

The sector protection status for all NVM blocks

(primary Flash memory or secondary Flash mem-

ory) can also be read by the MCU accessing the

Flash Protection registers in PSD I/O space. See

the section entitled “Flash Memory Sector Pro-

tect,” page 115, for register definitions.

Reading the Erase/Program Status Bits. The

Flash memory provides several status bits to be

used by the MCU to confirm the completion of an

Erase or Program cycle of Flash memory. These

status bits minimize the time that the MCU spends

performing these tasks and are defined in Table

86, page 111. The status bits can be read as many

times as needed.

For Flash memory, the MCU can perform a READ

operation to obtain these status bits while an

Erase or Program instruction is being executed by

the embedded algorithm. See the section entitled

“Programming Flash Memory,” page 112, for de-

tails.

Data Polling Flag (DQ7). When erasing or pro-

gramming in Flash memory, the Data Polling Flag

Bit (DQ7) outputs the complement of the bit being

entered for programming/writing on the DQ7 Bit.

Once the Program instruction or the WRITE oper-

ation is completed, the true logic value is read on

the Data Polling Flag Bit (DQ7) (in a READ opera-

tion).

Data Polling is effective after the fourth WRITE

pulse (for a Program instruction) or after the

sixth WRITE pulse (for an Erase instruction). It

must be performed at the address being

programmed or at an address within the Flash

memory sector being erased.

During an Erase cycle, the Data Polling Flag Bit

(DQ7) outputs a '0.' After completion of the

cycle, the Data Polling Flag Bit (DQ7) outputs

the last bit programmed (it is a '1' after erasing).

If the byte to be programmed is in a protected

Flash memory sector, the instruction is ignored.

If all the Flash memory sectors to be erased are

protected, the Data Polling Flag Bit (DQ7) is

reset to '0' for about 100µs, and then returns to

the previous addressed byte. No erasure is

performed.

UPSD325X bảng dữ liệu(PDF) 110 Page - STMicroelectronics

UPSD325X bảng dữ liệu(HTML) 110 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL