| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
CS47L35 bảng dữ liệu(PDF) 149 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS47L35 bảng dữ liệu(HTML) 149 Page - Cirrus Logic |
|
149 / 300 page ![]() DS1085F3 149 CS47L35 4.12 External Accessory Detection The jack detect input debounce is selected using the JDn_DB bits, as described in Table 4-74. Note that, under normal operating conditions, the debounce circuit uses the 32-kHz clock, which must be enabled whenever input debounce functions are required. Input debounce is not provided in Sleep Mode; the JDn_DB bits have no effect in Sleep Mode. Note that the jack detect signals, JD1 and JD2, can be used as inputs to the MICDET clamp function—this provides additional functionality relating to jack insertion and removal events. An interrupt request (IRQ) event is generated whenever a jack insertion or jack removal is detected (see Section 4.15). Separate mask bits are provided, to allow IRQ events on the rising and/or falling edges of the JD1 or JD2 signals. The control registers associated with the jack detect function are described in Table 4-74. A recommended connection circuit, including headphone output on HPOUT and microphone connections, is shown in Fig. 4-55. See Section 5.1 for details of recommended external components. Table 4-74. Jack Detect Control Register Address Bit Label Default Description R723 (0x02D3) Jack_detect_ analog 1 JD2_ENA 0 JACKDET2 enable 0 = Disabled 1 = Enabled 0 JD1_ENA 0 JACKDET1 enable 0 = Disabled 1 = Enabled R6278 (0x1886) IRQ1_Raw_ Status_7 2 JD2_STS1 0 JACKDET2 input status 0 = Jack not detected 1 = Jack is detected (Assumes the JACKDET2 pin is pulled low on jack insertion.) 0 JD1_STS1 0 JACKDET1 input status 0 = Jack not detected 1 = Jack is detected (Assumes the JACKDET1 pin is pulled low on jack insertion.) R6534 (0x1986) IRQ2_Raw_ Status_7 2 JD2_STS2 0 JACKDET2 input status 0 = Jack not detected 1 = Jack is detected (Assumes the JACKDET2 pin is pulled low on jack insertion.) 0 JD1_STS2 0 JACKDET1 input status 0 = Jack not detected 1 = Jack is detected (Assumes the JACKDET1 pin is pulled low on jack insertion.) R6662 (0x1A06) Interrupt_ Debounce_7 2 JD2_DB 0 JACKDET2 input debounce 0 = Disabled 1 = Enabled 0 JD1_DB 0 JACKDET1 input debounce 0 = Disabled 1 = Enabled |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |