SCIMX6DP4EYM2AB datasheet(116/168 Pages) NXP

116 / 168 page

i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products, Rev. 3, 11/2018

116

NXP Semiconductors

Electrical Characteristics

4.12.13.9 DATA and FLAG Signal Timing

Figure 80. DATA and FLAG Signal Timing

4.12.14 MediaLB (MLB) Characteristics

4.12.14.1 MediaLB (MLB) DC Characteristics

Table 71 lists the MediaLB 3-pin interface electrical characteristics.

Table 72 lists the MediaLB 6-pin interface electrical characteristics.

Table 71. MediaLB 3-Pin Interface Electrical DC Specifications

Parameter

Symbol

Test Conditions

Min

Max

Unit

Maximum input voltage

—

3.6

Low level input threshold

VIL

——

0.7

High level input threshold

VIH

See Note1

1 Higher V

IH thresholds can be used; however, the risks associated with less noise margin in the system must be

evaluated and assumed by the customer.

1.8

—

Low level output threshold

VOL

IOL = 6 mA

—

0.4

High level output threshold

VOH

IOH = –6 mA

2.0

—

Input leakage current

0 < Vin < VDD

—

±10

μA

Table 72. MediaLB 6-Pin Interface Electrical DC Specifications

Parameter

Symbol

Test Conditions

Min

Max

Unit

Driver Characteristics

Differential output voltage (steady-state):

I VO+ - VO- I

VOD

See Note1

300

500

Difference in differential output voltage

between (high/low) steady-states:

I VOD, high - VOD, low I

ΔVOD

—

-50

DATA

(TX)

FLAG

(TX)

DATA

(RX)

FLAG

(RX)

50%

80%

20%

80%

EdgeSepTx

TxToRxSkew

EdgeSepRx

Bit

Rise

Fall

Note1

Note2

SCIMX6DP4EYM2AB bảng dữ liệu(PDF) 116 Page - NXP Semiconductors

SCIMX6DP4EYM2AB bảng dữ liệu(HTML) 116 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL