công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SCIMX6DP4EYM2AB bảng dữ liệu(PDF) 127 Page - NXP Semiconductors

tên linh kiện SCIMX6DP4EYM2AB
Giải thích chi tiết về linh kiện  i.MX 6DualPlus/6QuadPlus Automotive Applications Processors
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

SCIMX6DP4EYM2AB bảng dữ liệu(HTML) 127 Page - NXP Semiconductors

Back Button SCIMX6DP4EYM2AB Datasheet HTML 123Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 124Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 125Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 126Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 127Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 128Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 129Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 130Page - NXP Semiconductors SCIMX6DP4EYM2AB Datasheet HTML 131Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 166 page
background image
Electrical Characteristics
i.MX 6DualPlus/6QuadPlus Automotive Applications Processors, Rev. 3, 11/2018
NXP Semiconductors
127
NOTE
•
All the timings for the SSI are given for a non-inverted serial clock
polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have
been inverted, all the timing remains valid by inverting the clock signal
AUDx_TXC/AUDx_RXC and/or the frame sync
AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.
•
All timings are on Audiomux Pads when SSI is being used for data
transfer.
•
The terms, WL and BL, refer to Word Length(WL) and Bit Length(BL).
•
For internal Frame Sync operation using external clock, the frame sync
timing is the same as that of transmit data (for example, during AC97
mode of operation).
Table 82. SSI Transmitter Timing with Internal Clock
ID
Parameter
Min
Max
Unit
Internal Clock Operation
SS1
AUDx_TXC/AUDx_RXC clock period
81.4
—
ns
SS2
AUDx_TXC/AUDx_RXC clock high period
36.0
—
ns
SS4
AUDx_TXC/AUDx_RXC clock low period
36.0
—
ns
SS6
AUDx_TXC high to AUDx_TXFS (bl) high
—
15.0
ns
SS8
AUDx_TXC high to AUDx_TXFS (bl) low
—
15.0
ns
SS10
AUDx_TXC high to AUDx_TXFS (wl) high
—
15.0
ns
SS12
AUDx_TXC high to AUDx_TXFS (wl) low
—
15.0
ns
SS14
AUDx_TXC/AUDx_RXC Internal AUDx_TXFS rise time
—
6.0
ns
SS15
AUDx_TXC/AUDx_RXC Internal AUDx_TXFS fall time
—
6.0
ns
SS16
AUDx_TXC high to AUDx_TXD valid from high impedance
—
15.0
ns
SS17
AUDx_TXC high to AUDx_TXD high/low
—
15.0
ns
SS18
AUDx_TXC high to AUDx_TXD high impedance
—
15.0
ns
Synchronous Internal Clock Operation
SS42
AUDx_RXD setup before AUDx_TXC falling
10.0
—
ns
SS43
AUDx_RXD hold after AUDx_TXC falling
0.0
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com