| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STR720 bảng dữ liệu(PDF) 357 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 bảng dữ liệu(HTML) 357 Page - STMicroelectronics |
|
357 / 401 page ![]() STR720 - MISCELLANEA REGISTERS (GCR - CGC - AHB_ERR) 357/401 CGC Peripheral Clock Gating register 2 (CGC-PCG2) Address: 0xF000_2C0C Reset value: 0x0000 This register configures clock gating for each specific clock signal used by some blocks requiring dedicated clocks for their operations. Each dedicated clock signal is delivered to the related peripheral only when its corresponding gating bit is cleared. Bits 15:3 = Reserved. These bits must be always written to 0. Bits 2:1 = DxCO: Dedicated peripheral x Clock Off 0: Peripheral x dedicated clock is gated off and the block kernel is not clocked. 1: Peripheral x dedicated clock is delivered. Bit 0 = Reserved. This bit must be always written to 0. The following table lists the correspondence between each dedicated peripheral clock and the CGC-PCG2 register bits along with their reset value. 15 14 13 12 11 10 9 8 765432 1 0 Reserved D2CO D1CO Res. -rw rw - Table 77. CGC-PCG2 bit assignment CGC-PCG2 Bit Affected peripheral Reset status D1CO ATAPI-Kernel Off D2CO USB-Kernel Off |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |