công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PIC18F4520E/MLQTP bảng dữ liệu(PDF) 361 Page - Microchip Technology

tên linh kiện PIC18F4520E/MLQTP
Giải thích chi tiết về linh kiện  28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4520E/MLQTP bảng dữ liệu(HTML) 361 Page - Microchip Technology

Back Button PIC18F4520E/MLQTP Datasheet HTML 357Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 358Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 359Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 360Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 361Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 362Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 363Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 364Page - Microchip Technology PIC18F4520E/MLQTP Datasheet HTML 365Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 361 / 390 page
background image
 2004 Microchip Technology Inc.
Preliminary
DS39631A-page 359
PIC18F2420/2520/4420/4520
FIGURE 26-22:
A/D CONVERSION TIMING
TABLE 26-25: A/D CONVERSION REQUIREMENTS
131
130
132
BSF ADCON0, GO
Q4
A/D CLK
A/D DATA
ADRES
ADIF
GO
SAMPLE
OLD_DATA
SAMPLING STOPPED
DONE
NEW_DATA
(Note 2)
98
7
2
1
0
Note
1:
If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts.
This allows the SLEEP instruction to be executed.
2:
This is a minimal RC delay (typically 100 ns), which also disconnects the holding capacitor from the analog input.
. . .
. . .
TCY
Param
No.
Symbol
Characteristic
Min
Max
Units
Conditions
130
TAD
A/D Clock Period
PIC18FXXXX
0.7
25.0(1)
µsTOSC based, VREF ≥ 3.0V
PIC18LFXXXX
1.4
25.0(1)
µsVDD = 2.0V;
TOSC based, VREF full range
PIC18FXXXX
TBD
1
µs
A/D RC mode
PIC18LFXXXX
TBD
3
µsVDD = 2.0V; A/D RC mode
131
TCNV
Conversion Time
(not including acquisition time) (Note 2)
11
12
TAD
132
TACQ
Acquisition Time (Note 3)
1.4
TBD
—
—
µs
µs
-40
°C to +85°C
0
°C ≤ to ≤ +85°C
135
TSWC
Switching Time from Convert
→ Sample
—
(Note 4)
TBD
TDIS
Discharge Time
0.2
—
µs
Legend: TBD = To Be Determined
Note 1:
The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
2:
ADRES register may be read on the following TCY cycle.
3:
The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale
after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on the input channels is 50
Ω.
4:
On the following cycle of the device clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com