công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AT89C5131A-RDTIL bảng dữ liệu(PDF) 137 Page - ATMEL Corporation

tên linh kiện AT89C5131A-RDTIL
Giải thích chi tiết về linh kiện  8-bit Flash Microcontroller with Full Speed USB Device
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5131A-RDTIL bảng dữ liệu(HTML) 137 Page - ATMEL Corporation

Back Button AT89C5131A-RDTIL Datasheet HTML 133Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 134Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 135Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 136Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 137Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 138Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 139Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 140Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 141Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 184 page
background image
137
AT89C5131A-L
4338F–USB–08/07
Table 93. USBINT Register
USBINT (S:BDh)
USB Global Interrupt Register
Reset Value = 00h
7
6
5
4
3
2
1
0
-
-
WUPCPU
EORINT
SOFINT
-
-
SPINT
Bit Number
Bit
Mnemonic Description
7-6
-
Reserved
The value read from these bits is always 0. Do not set these bits.
5
WUPCPU
Wake Up CPU Interrupt
This bit is set by hardware when the USB controller is in SUSPEND state and is
re-activated by a non-idle signal FROM USB line (not by an upstream resume).
This triggers a USB interrupt when EWUPCPU is set in Table 94 on page 138.
When receiving this interrupt, user has to enable all USB clock inputs.
This bit will be cleared by software (USB clocks must be enabled before).
4
EORINT
End Of Reset Interrupt
This bit is set by hardware when a End Of Reset has been detected by the USB
controller. This triggers a USB interrupt when EEORINT is set (see Figure 94 on
page 138).
This bit will be cleared by software.
3
SOFINT
Start of Frame Interrupt
This bit is set by hardware when an USB Start of Frame PID (SOF) has been
detected. This triggers a USB interrupt when ESOFINT is set (see Table 94 on
page 138).
This bit will be cleared by software.
2
-
Reserved
The value read from this bit is always 0. Do not set this bit.
1
-
Reserved
The value read from this bit is always 0. Do not set this bit.
0
SPINT
Suspend Interrupt
This bit is set by hardware when a USB Suspend (Idle bus for three frame
periods: a J state for 3 ms) is detected. This triggers a USB interrupt when
ESPINT is set in see Table 94 on page 138.
This bit will be cleared by software BEFORE any other USB operation to re-
activate the macro.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com