S71PL129JC0 datasheet(137/149 Pages) SPANSION

137 / 149 page

November 2, 2004 pSRAM_Type07_13_A1

pSRAM Type 7

137

Adva nc e

inf o r m at ion

AC Characteristics

Power Down Parameters

Notes:

1. Applicable also to power-up.

2. Applicable when 4Mb and 8Mb Partial modes are programmed.

Other Timing Parameters

Notes:

1. Some data might be written into any address location if tCHWX(min) is not satisfied.

2. The Input Transition Time (tT) at AC testing is 5ns as shown in below. If actual tT is longer than 5ns, it can violate the AC

specification of some of the timing parameters.

Parameter

Symbol

16M

32M

64M

Unit

Note

Min.

Max.

Min.

Max.

Min.

Max.

CE2 Low Setup Time for Power Down Entry

tCSP

—

CE2 Low Hold Time after Power Down Entry

tC2LP

—

CE1# High Hold Time following CE2 High after Power

Down Exit [SLEEP mode only]

tCHH

300

—

300

—

300

—

µs

CE1# High Hold Time following CE2 High after Power

Down Exit [not in SLEEP mode]

tCHHP

N/A

—

µs

CE1# High Setup Time following CE2 High after Power

Down Exit

tCHS

—

Parameter

Symbol

16M

32M

64M

Unit

Note

Min.

Max.

Min.

Max.

Min.

Max.

CE1# High to OE# Invalid Time for Standby Entry

tCHOX

—

CE1# High to WE# Invalid Time for Standby Entry

tCHWX

—

CE2 Low Hold Time after Power-up

tC2LH

—

µs

CE1# High Hold Time following CE2 High after Power-up

tCHH

300

—

300

—

300

—

µs

Input Transition Time

S71PL129JC0 bảng dữ liệu(PDF) 137 Page - SPANSION

S71PL129JC0 bảng dữ liệu(HTML) 137 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL